

1/5




FIG. 1

2/5




FIG. 2

3/5




FIG. 3

4/5




FIG. 4

5/5

Instruction	CHKA,X	Rn, Rm (16-bit)
Encoding	15 14 13 12 11 10 9 8 7 6 5 3 2 0	
	<	opcode >
Thumb-2 Equivalent	CMP Rn, Rm MOVLs Ir, pc ADD LS pc, HandlerBase, #-8	H1 H2 Rm Rn
Definition	IF (unsigned) Rm >= (unsigned) Rn Ir = pc pc, HandlerBase, #-8; IndexException	
Encoding space	2 ¹⁶	8 bits
Note	This is based upon the CMP(3) 16-bit Thumb-2 instruction that can use high registers	
Note	H1 contains the most significant bit for Rn, H2 the most significant bit for Rm	
Note	The LS case should almost never occur, so can be treated as exceptional behaviour	
Note	This instruction does not set condition flags	
Note	This comparison is UNSIGNED	
Note	Return stack prediction will not be required when the MOV Ir,pc step is executed.	

FIG. 5